EXHIBIT S

'156 Patent

Claim Limitation (Claim 7)	Exemplary Disclosure
[156a] A device comprising:	Pavle Belanovic's thesis, Library of Parameterized Hardware Modules for Floating-Point Arithmetic with an Example Application, discloses an example device. See, e.g.:
	"The Wildstar Reconfigurable Computing Engine
	Reconfigurable computing is characterized by use of hardware elements that have reconfigurable architectures, as opposed to general purpose computing which uses hardware elements with fixed architectures.
	Many reconfigurable computing systems are based on one or more FPGAs connected to a number of memory banks. All designs presented in this project are implemented on the Wildstar reconfigurable computing engine from Annapolis Micro Systems. Figure 1.2 shows the structure of this board.
	Some of the main features of the Wildstar board are: • 3 Xilinx VIRTEX XCV1000 FPGAs, • total of 3 million system gates, • 40 Mbytes of SRAM, • 1.6 Gbytes/sec I/O bandwidth, • 6.4 Gbytes/sec memory bandwidth, • processing clock rates up to 100MHz."
	Belanovic, <i>Library of Parameterized Hardware</i> at 14. "For synthesis and mapping of all designs in this project we used Synplicity Pro from Synplify. Mapping, placing and routing of the designs was done using Xilinx Alliance tools. In order to verify the fidelity of the VHDL descriptions to the intended functionality, all designs in this project were simulated with Mentor Graphics ModelSim prior to being implemented in hardware." Belanovic, <i>Library of Parameterized Hardware</i> at 13-14.

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure
[156b] at least one first low	Belanovic's thesis, Library of Parameterized Hardware, discloses at least one first low
precision high dynamic range	precision high dynamic range (LPHDR) execution unit adapted to execute a first input signal
(LPHDR) execution unit adapted to	representing a first numerical value to produce a first output signal representing a second
execute a first operation on a first	numerical value. See, e.g.:
input signal representing a first	(There we ded a second of the first term of the
numerical value to produce a first output signal representing a second	"Thus, module parameterized priority encoder has been developed, taking a signal to be examined on its input and producing the value, in unsigned fixed-point representation, of the
numerical value,	index of the most significant '1' in the input signal. The module is parameterized by the width
numerical value,	of the input signal, as well as the width of the output signal." Belanovic, <i>Library of</i>
	Parameterized Hardware at 25-26.
	"The final stage of both the signed and the unsigned architectures is the output stage, where the computed fixed-point representation is placed on the output, unless the input was zero or an exception was encountered during operation or received at the input, in which case the output is set to all zeros." Belanovic, <i>Library of Parameterized Hardware</i> at 43.
	See also Belanovic, Library of Parameterized Hardware at 15 (Fig 1.2) (showing 32-bit inputs and outputs to PE 1 and PE 2).





Exhibit 11 – Belanovic Thesis



Claim Limitation (Claim 7)	Exemplary Disclosure
operation, the statistical mean, over	Y=0.05% from the result of an exact mathematical calculation of the first operation on the
repeated execution of the first	numerical values of that same input. See, e.g.:
operation on each specific input	
from the at least X% of the possible	"The floating-point formats in our work are a generalized superset of all these formats. It
valid inputs to the first operation, of	includes all the IEEE formats as particular instances of exponent and mantissa bitwidths, as
the numerical values represented by	well as the flexible floating-point format presented by Dido et al.[2] and the two formats by
the first output signal of the	Shirazi et al.[17]." Belanovic, Library of Parameterized Hardware at 19.
LPHDR unit executing the first	
operation on that input differs by at	"The experiments were conducted by synthesizing the modules for specific floating-point
least Y=0.05% from the result of an	formats on the Annapolis Micro Systems Wildstar reconfigurable computing engine (see
exact mathematical calculation of	Section 1.3). Table 2.2 shows results of the synthesis experiments on floating-point operator
the first operation on the numerical	modules. The quantities for the area of each instance are expressed in slices of the Xilinx
values of that same input; and	XCV1000 FPGA. Results for the fp_add module in Table 2.2 also represent the fp_sub module,
	which has the same amount of logic.
	Floating-point formats used in the experiments were chosen to represent the range of realistic
	floating-point formats from 8 to 32 bits in total bitwidth and include the IEEE single precision
	format (E1 in Table 2.2)." Belanovic, <i>Library of Parameterized Hardware</i> at 46-47.
	22 m 1 m 2 m 2 m 2 m 2 m 2 m 2 m 2 m 2 m

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure									
					Operator					
		Format	1	Bitwidtl			ea		· IC	
		A0	total 8	exponent 2	Traction 5	тр_ааа 39	fp_mul 46	fp_add 236	fp_mul 200	
		A0 A1	8	3	4	39	51	236	180	
		A2	8	4	3	32	36	288	256	
		B0	12	3	8	84	127	109	72	
		B1	12	4	7	80	140	115	65	
		B2	12	5	6	81	108	113	85	
		C0	16	4	11	121	208	76	44	
		C1	16	5	10	141	178	65	51	
		C2	16	6	9	113	150	81	61	
		D0	24	6	17	221	421	41	21	
		D1	24	8	15	216	431	42	21	
		D2	24	10	13	217	275	42	33	
		E0 E1	$\frac{32}{32}$	5 8	$\frac{26}{23}$	328 291	$\frac{766}{674}$	$\frac{28}{31}$	12	
		E1	$\frac{32}{32}$	8 11	23 20	284	536	32	13 17	
		<u>E2</u>	32	11	20	204	990	32		
	"The hardware me customized hardware implement various fixed or floating-place floating point representations. When using floating between range and boundary between a wider exponent precision. Similar designer chooses Parameterized Harmonia floating flo	ware implies section point. All presentation ing-point ad precision the experience field, the anarrow ardware	lements of the so, bit on, can the arith on. Becoment edesign crease were expensed at 50.	metic, the ecause all and fractions of the preception of the prece	f algorithm in the fall the mized to the motion field vides lard in the motion of the	thms. The most signals of the produces in the	t suitable in the last the sand at the confield	ve the cole arithe circuit ibrary library and total he sign e cost of the cost of the sign e cost of the sig	designer ful hmetic repret, whether in red by the value of the value of the value of the value of reduced ranovic, <i>Librardial</i> bitwick, <i>Librardial</i> convic, <i>Librardial</i> conviction convictio	I freedom to esentation, be it in fixed or ralues the signal trol to trade off rameterized, the flexible. With crificing tange, the early of

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure
	suggested application-specific formats for image and DSP algorithms in widths of 16 (1-6-9) and 18 (1-7-10) bits, as opposed to the full 32 (1-8-23) bits in the IEEE standard." Belanovic, Library of Parameterized Hardware at 18.
	To the extent that Singular contends that Belanovic's thesis does not itself identify a floating-point format that meets the particular range and error requirements, notwithstanding its disclosure of a floating point format with 9 fraction bits and 6 exponent bits, that format would have been obvious to one of skill in the art for the reasons explained in the Responsive Contentions Regarding Non-Infringement and Invalidity, which explain how those skilled in the art would mix and match formats depending on application specific needs. <i>See also</i> Belanovic, <i>Library of Parameterized Hardware</i> at 16 (explaining how custom datapaths for fixed- and floating-point arithmetic would have "optimal signal bitwidths throughout the custom datapath [that] are application-specific and depend on the values they carry.") For example, based on the disclosure of the Belanovic thesis standing alone, one of skill in the art would have understood the different combinations of fraction and exponent bits (<i>e.g.</i> , 5 fraction bits, 6 exponent bits, and one sign bit, for a total of 12 bits) would have been possible and even desired depending on the application. Alternatively, one of skill in the art would have been motivated to apply the teachings of Tong, which included a 5-bit mantissa and 6-bit exponent (<i>see</i> Tong chart) because Tong is cited. <i>See</i> Belanovic, <i>Library of Parameterized Hardware</i> at 73, n.21.
	See also Appendix to Responsive Contentions Regarding Non-Infringement and Invalidity (detailing error rates associated with different mantissa sizes).
[156d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit;	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See, e.g.</i> : "The Wildstar Reconfigurable Computing Engine
	Reconfigurable computing is characterized by use of hardware elements that have reconfigurable architectures, as opposed to general purpose computing which uses hardware elements with fixed architectures.

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure
Claim Limitation (Claim 7)	Many reconfigurable computing systems are based on one or more FPGAs connected to a number of memory banks. All designs presented in this project are implemented on the Wildstar reconfigurable computing engine from Annapolis Micro Systems. Figure 1.2 shows the structure of this board. Some of the main features of the Wildstar board are: • 3 Xilinx VIRTEX XCV1000 FPGAs, • total of 3 million system gates, • 40 Mbytes of SRAM, • 1.6 Gbytes/sec I/O bandwidth, • 6.4 Gbytes/sec memory bandwidth, • processing clock rates up to 100MHz." Belanovic, Library of Parameterized Hardware at 14.
	WILDSTAR TM ON PCI STAM STAM

Claim Limitation (Claim 7)

[156e] wherein the at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcodebased processor, a hardware sequencer, and a state machine;

Exemplary Disclosure

Belanovic's thesis, *Library of Parameterized Hardware*, discloses at least one first computing device comprises at least one of a central processing unit (CPU), a graphics processing unit (GPU), a field programmable gate array (FPGA), a microcode-based processor, a hardware sequencer, and a state machine. Specifically, Belanovic discloses a "host" computer that comprises at least a "state machine," "FPGAs," and various "processing units." *See*, *e.g.*,:

Belanovic, *Library of Parameterized Hardware* at 15 (Fig 1.2) (depicting the Wildstar computer engine, including (1) a PCI 64, which implies an interconnection with a PC and thus a CPU, and (2) an I/O Card and Controller, which qualifies as a state machine).




Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure
	"Field Programmable Gate Arrays (FPGAs) are integrated circuits with a flexible architecture, such that their structure can be programmed by the designer. FPGAs are composed of an array of hardware resources called configurable logic blocks (CLBs). The designer creates the functionality of the overall circuit by configuring CLBs to perform appropriate logic functions. Hence, FPGAs are a form of reconfigurable hardware, combining flexibility similar to software with the speed of specialized hardware." Belanovic, <i>Library of Parameterized Hardware</i> at 13. "Typically, the parts of the algorithm that are assigned to software are serial or procedural in nature, while the highly parallel, computational parts of the algorithm get implemented in hardware. Custom datapaths are created in reconfigurable hardware to achieve desired functionality. Communication with the general purpose processor is done through memory
	banks and/or register tables in reconfigurable hardware, both of which are accessible by the custom hardware and the general purpose processor." Belanovic, <i>Library of Parameterized Hardware</i> at 15-16.
[156f] and, wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See, e.g.</i> :
device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide.	"Synthesis results indicate that a realistic design on a Xilinx XCV1000 FPGA may include up to 31 addition or 13 multiplication operators, complete with denormalizing, rounding and normalizing functionality each, for the IEEE single precision format.
	Similarly, a useful custom floating-point format, with 5 exponent and 6 mantissa bits for example, may provide the designer with up to 113 addition or 85 multiplication modules, all also complete with full format handling functionalities, on the same FPGA." Belanovic, <i>Library of Parameterized Hardware</i> at 34.
	"Some of the main features of the Wildstar board are: 3 Xilinx VIRTEX XCV1000 FPGAs." Belanovic, <i>Library of Parameterized Hardware</i> at 14.

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 7)	Exemplary Disclosure
	Thus, each system described by Belanovic could have a total of 255 LPHDR execution units (85 multiplication modules per each of three FPGAs).
	"[I]t can be concluded that the three fields of the floating-point format do not interact during multiplication and can thus be processed at the same time, in parallel. The sign of the product is given as the exclusive OR (XOR) of the input value signs. Mantissa of the product is calculated by fixed-point multiplication of the input value mantissas, while the exponents of the input values are added to give the exponent of the product.
	To the extent that Singular contends that Belanovic's thesis does not identify a device with at least 100 multiplication execution units, notwithstanding its disclosure of a system with 255 such units, such a device would have been obvious given intervening FPGA developments for the reasons explained in the Responsive Contentions Regarding Non-Infringement and Invalidity.

'273 Patent

Claim Limitation (Claim 53)	Exemplary Disclosure
[273a] A device:	Pavle Belanovic's thesis, Library of Parameterized Hardware Modules for Floating-Point Arithmetic with an Example Application, discloses an example device. See [156a].
[273b] comprising at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
[273c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X % of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input;	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=5% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.05% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. <i>See</i> [156c].

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 53)	Exemplary Disclosure
[273d] wherein the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses the number of LPHDR execution units in the device exceeds by at least one hundred the non-negative integer number of execution units in the device adapted to execute at least the operation of multiplication on floating point numbers that are at least 32 bits wide. <i>See</i> [156f].
wide.	

'961 Patent

Claim Limitation (Claim 4)	Exemplary Disclosure
[961a] A device comprising:	Pavle Belanovic's thesis, Library of Parameterized Hardware Modules for Floating-Point Arithmetic with an Example Application, discloses an example device. See [156a].
[961b] at least one first low precision high-dynamic range (LPHDR) execution unit adapted to execute a first operation on a first input signal representing a first numerical value to produce a first output signal representing a second numerical value,	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a first input signal representing a first numerical value to produce a first output signal representing a second numerical value. <i>See</i> [156b].
[961c] wherein the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first	See Belanovic's thesis, Library of Parameterized Hardware, discloses the dynamic range of the possible valid inputs to the first operation is at least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of the first operation on each specific input from the at least X% of the possible valid inputs to the first operation, of the numerical values represented by the first output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input. See [156c].
output signal of the LPHDR unit executing the first operation on that input differs by at least Y=0.2% from the result of an exact mathematical calculation of the first operation on the numerical values of that same input; and	To the extent that Singular contends that Belanovic's thesis does not itself identify a floating-point format that meets the particular range and error requirements, notwithstanding its disclosure of a floating point format with 9 fraction bits and 6 exponent bits, that format would have been obvious to one of skill in the art for the reasons explained in the Responsive Contentions Regarding Non-Infringement and Invalidity. See [156c].
[961d] at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit.	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first computing device adapted to control the operation of the at least one first LPHDR execution unit. <i>See</i> [156d].

Exhibit 11 – Belanovic Thesis

Claim Limitation (Claim 13)	Exemplary Disclosure
[961e] A device comprising:	Pavle Belanovic's thesis, Library of Parameterized Hardware Modules for
	Floating-Point Arithmetic with an Example Application, discloses an example
[O(16] - 1-1/4 - 6	device. See [156a].
[961f] a plurality of components comprising:	See Belanovic's thesis, Library of Parameterized Hardware, discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to
	execute a first input signal representing a first numerical value to produce a first
	output signal representing a second numerical value. See [156b]. See also
	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first
	computing device adapted to control the operation of the at least one first LPHDR
FOCA 7 . 1	execution unit. See above [156d].
[961g] at least one first low precision high- dynamic range (LPHDR) execution unit adapted	Belanovic's thesis, <i>Library of Parameterized Hardware</i> , discloses at least one first low precision high dynamic range (LPHDR) execution unit adapted to execute a
to execute a first operation on a first input signal	first input signal representing a first numerical value to produce a first output
representing a first numerical value to produce a	signal representing a second numerical value. See [156b].
first output signal representing a second	
numerical value,	
[961h] wherein the dynamic range of the	See Belanovic's thesis, Library of Parameterized Hardware, discloses the
possible valid inputs to the first operation is at	dynamic range of the possible valid inputs to the first operation is at least as wide
least as wide as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible	as from 1/1,000,000 through 1,000,000 and for at least X=10% of the possible valid inputs to the first operation, the statistical mean, over repeated execution of
valid inputs to the first operation, the statistical	the first operation on each specific input from the at least X% of the possible valid
mean, over repeated execution of the first	inputs to the first operation, of the numerical values represented by the first output
operation on each specific input from the at least	signal of the LPHDR unit executing the first operation on that input differs by at
X% of the possible valid inputs to the first	least Y=0.2% from the result of an exact mathematical calculation of the first
operation, of the numerical values represented	operation on the numerical values of that same input. See [156c].
by the first output signal of the LPHDR unit	To the extent that Singular contends that Delenevie's thesis does not itself: death.
executing the first operation on that input differs by at least Y=0.2% from the result of an exact	To the extent that Singular contends that Belanovic's thesis does not itself identify a floating-point format that meets the particular range and error requirements,
mathematical calculation of the first operation	notwithstanding its disclosure of a floating point format with 9 fraction bits and 6
on the numerical values of that same input.	exponent bits, that format would have been obvious to one of skill in the art for the
•	reasons explained in the Responsive Contentions Regarding Non-Infringement and
	Invalidity. See [156c].